The 5G revolution will shape the telecommunication ecosystem providing high bandwidth and low latency. Moreover, the advent of Network Function Virtualizations (NFVs) will require higher network flexibility to move functions to the edge. Many NFVs are dedicated to data processing at the edge, thus they can be defined as Processing Function Virtualizations (PFVs) that may be accelerated exploiting programmable hardware. This paper proposes a Field Programmable Gate Array (FPGA) pipeline for multi-service chain, enabling dynamic deployment and hardware resources management. Results show the effectiveness of the approach since the pipeline latency remains constant with different input aggregated throughput.
Hardware acceleration for Processing Function Virtualization
Civerchia F.;Sgambelluri A.;Paolucci F.;Maggiani L.;Castoldi P.;Cugini F.
2021-01-01
Abstract
The 5G revolution will shape the telecommunication ecosystem providing high bandwidth and low latency. Moreover, the advent of Network Function Virtualizations (NFVs) will require higher network flexibility to move functions to the edge. Many NFVs are dedicated to data processing at the edge, thus they can be defined as Processing Function Virtualizations (PFVs) that may be accelerated exploiting programmable hardware. This paper proposes a Field Programmable Gate Array (FPGA) pipeline for multi-service chain, enabling dynamic deployment and hardware resources management. Results show the effectiveness of the approach since the pipeline latency remains constant with different input aggregated throughput.File | Dimensione | Formato | |
---|---|---|---|
Hardware_acceleration_for_Processing_Function_Virtualization.pdf
solo utenti autorizzati
Tipologia:
Documento in Pre-print/Submitted manuscript
Licenza:
Copyright dell'editore
Dimensione
726.34 kB
Formato
Adobe PDF
|
726.34 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.